Quantcast
Channel: PXI topics
Viewing all 3439 articles
Browse latest View live

PXI-6115 RSE Voltage Measurement

$
0
0

I am using DAQmx to send a sine wave out of AO0 and reading in the returned waveforms on AI0-3.

I am looking a phase differences on the returns but I am having a hard time syncing he AO and AI.  I don't care if there is a delay as long as it is consistent.  Right now I am using the AO to trigger AI but with a sinusoid the trigger level changes with frequency and amplitude of the AO.

There has got to be a better way of doing this. 

I was thinking of using a DIO on the same card to make a pulse and running wires to the AI and AO triggers.

Anyone got a better idea?


Timing AI and AO using a PXIe-6115

$
0
0

I am using DAQmx to send a sine wave out of AO0 and reading in the returned waveforms on AI0-3.

I am looking a phase differences on the returns but I am having a hard time syncing he AO and AI.  I don't care if there is a delay as long as it is consistent.  Right now I am using the AO to trigger AI but with a sinusoid the trigger level changes with frequency and amplitude of the AO.

There has got to be a better way of doing this. 

I was thinking of using a DIO on the same card to make a pulse and running wires to the AI and AO triggers.

Anyone got a better idea?

Merging PXIe-4162 channels

$
0
0

Hi, 

 

I'm building an automated test system and I want to use the channels of PXIe-4162 in such a way that I can combine some of them to increase the possible current (A) that can be handled from the DUT pins. Based on one of the TSM VI templates (picture attached), it looks like two channels can be merged. It would be beneficial to know whether more than two channels can be combined, will this be possible? Or maybe due to some configuration restrictions of the module, this might not be possible.

 

Thank you.

transistor measurement using 4135 SMUs

$
0
0

Hi, 

we are using our PIXe system equipped with two 4135SMUs to measure a MOSFET.  the vi we use is the example one from NIDCPOWER package,called " hardware-timed two channel voltage sweep". A transistor has three terminals, "source" , "drain" and "gate". but this example vi only used 2 SMUs. so we connect the "output LO" from one SMU( randomly select) to "source" terminal of our FET, and connect the output "Hi" of the 2 SMUs to "gate" and "drain" terminal respectively. what we found out is we could get I-V curves like Id (drain current) vs. Vds. however, it is quite different from what we got from other measurement platform like Keithley 4200,see the attached. We wonder if the difference is due to the "output LO". maybe the electric potential of "output LO" of the 2 SMUs are different, like one is like 0V, but relative to the other SMU, it may be 0.1V or dynamic changing. Can anyone shine some light on this issue?

2-160-40 right upper corner from Keithley.jpg160-40 right upper corner from NI PIXe.jpg

 

regards,

ted 

Understaing NI series numbers for its daq and other pxi cards

$
0
0

Hi ,

I work on many NI cards. I am finding difficult to remember the serial number it gives to each hardware modules. Any body know what syntax NI follow to provide serial number.

 

Example : NI Embedded Controller: NI PXIe-8133

                 NI Embedded Controller: NI PXIe-8880

                  sound card :4498

                  signal generator :5450

                 Digital IO : 6545 ... etc

These numbers varies module to modules.

 

Regards,

Anand

 

NI 6587 - Ni6587Base.vhd

$
0
0

Hello

I had this card but one output of the Flexrio is down( aUserGpio_n(48)).

So Can I change my clip?

i would like to change NI6587.vhd in my clip.

 

Exemple :

  aAcqPfi_p(2)     <= aUserGpio(45);
  aAcqPfi_n(2)     <= aUserGpio_n(45);
  aUserGpio(46)    <= aGenPfi_p(2);
  aUserGpio_n(46)  <= aGenPfi_n(2);
  aAcqPfi_p(3)     <= aUserGpio(47);
  aAcqPfi_n(3)     <= aUserGpio_n(47);
  aUserGpio(48)    <= aGenPfi_p(3);
  aUserGpio_n(48)  <= aGenPfi_n(3);

 

Will become

 

  aAcqPfi_p(2)     <= aUserGpio(45);
  aAcqPfi_n(2)     <= aUserGpio_n(45);
  aUserGpio(46)    <= aGenPfi_p(2);
  aUserGpio_n(48)  <= aGenPfi_n(2);
  aAcqPfi_p(3)     <= aUserGpio(47);
  aAcqPfi_n(3)     <= aUserGpio_n(47);
  aUserGpio(48)    <= aGenPfi_p(3);
  aUserGpio_n(46)  <= aGenPfi_n(3);

 

I don't know if i can modify this files ?

 

Thanks You

 

Michael

PXI 8110 embedded controller with LV2017?

$
0
0

Hi!

 

We have a NI PXI-8110 embedded controller on a NI PXI-1042Q and I was wondering if it is possible to upgrade it to LabVIEW 2017 version. It would be installed as target computer, communicating with a host desktop PC running on windows and with LabVIEW 2017 installed. 

 

Thanks in advance for the help.

 

Regards

Pablo

sending trigger by the backplane OF PXI

$
0
0

 I try to send trigger by the back plane of the PXIe 5840. when i use the export trigger RFSG block it gives me the below error. 

Error -54010 occurred at niRFSG Initiate.vi
 
Possible reason(s):
An internal error occurred.
 
Source Device: G2_R2
Source Terminal: ao/0/StartTrigger
Destination Device: G2_R2.
Destination Terminal: ao/0/PXI_Trig2
 
When i set the output port of trigger to the PFI0 every thing is good but when i change it to the PXI_TRIG0 (backplane) it gives the above error. i set the NI MAX configuration as the picture which i have attached. if you can help me why i  encounter this problem, can help me. should i set the other things for sending trigger by the backplane?

How to use PXI 1033?

$
0
0

I have some NI hardware that I want to set up but I am not sure how to proceed (the last person to set the equipment up has left the organization.) Would appreciate some general advice. 
1. I have some PXI-1033 chassis with some PXI modules installed. How do I get the data to/from these modules? Here is what I think needs to happen, is this right? I have some 8631 cards (PCIe) that should be plugged into a desktop PC. There seems to be a proprietary M-M cable that would run from the PCIe card in the desktop to the PXI chassis. Then I would run LabView on the PC to talk to the PXI instruments.
2. I have some PXI-1042 and PXIe-1062Q chassis with PXI instruments installed. In this case there is an embedded controller such as PXI-8176 and no proprietary high bandwidth cable on the back of the chassis. In this case do I need to run LabView on the embedded controller and then get the data off the chassis using an ethernet cable (for instance)? Is it possible to run the chassis tethered to a desktop PC that is running LabView, so the instruments are talking directly to the LabVew on the desktop PC?

 

 

PXIe-1071

$
0
0

Hi,

I have the following setup:

PXIe-1071 chassis with a PXIe-8821 controller  and a NI PXIE-7975R adapter connected to a NI 5782 transceiver.

The PXIe chassis is not identified automatically in MAX as it should be. Furthermore, when I choose 'Identify as' the PXIE 1071 does not appear on the list. When I choose 'Identify as' --> other and use the file in 'National Instruments/ PXI/ PXIe Chassis' I get an error (0XFFFB380E).

Under the 'Unidentified' Chassis there appears a 'PCI bridge (remote Controller)' , but also there it is the PXIe8821 does not appear on the list. 

I am running Labview 2015 SP1 (32-bit) on  windows 7 Enterprise (64 bit).  Also tried on Labview 2013 (32-bit) .

All the software packages that arrived with the hardware were installed: PXI Platform Services 17.0, Device Drivers (August 2016). 

 

Thanks for any help, 

PAPA 

 

 

 

NI PXIe-1078 with NI PXIe-6541 and PXIe-8381 controller

$
0
0

Hi all,

I am trying to acquire the signal but I have some issue. I am using 1078 chassis with 6541 card, and 8381 controller (PCIe-8381 in my PC). I used the Dynamic Generation and Acquisition Demo example to see where the issue lies. The signals are generated on the pins, but it doesn't seem to acquire the signal consistently (see attached photo).

I have checked the 6541 card on another setup (different PC and chassis) and it works fine, I've checked the same card with another chassis on my setup (1073) and it also works.

All drivers are up to date, and 1078 firmware is 1.0.0f0, revision F. Does anyone have an idea how I can solve the issue?

Regards,
Patryk

PXI cooling fan replacement

$
0
0

I have a PXIe-1075 chassis with one of the 3 fans failing.

I am trying to find a replacement. The fan manufacturer is JMC, P/N 12129711pw-4.

Anyone know where to get a replacement?

Thanks TC

 

PCI-6052E

$
0
0

Please guys, I need the Windows 10 driver for this PCI Card. Thanks. (PCI-6052E)

NI PXI-4496 reqirements pyroshock testing

$
0
0

Hello everybody,

 

i search for some technical parameters of the PXI-4496 DAS, but still couldn’t find them in the technical data sheet/product manual. In detail I need to know the values respectively if the PXI-4496 fulfills the below listed requirements:

 

Analog Anti-Aliasing Filter Rolloff  - 60db/octave or steeper

Analog Anti-Aliasing Filter Cutoff Frequency - One Octave below Nyquist Frequency

Slew Rate - Greather than 20 V/µs

 

Thank you in advance for your help

Generate a waveform after trigger (PXIe-8840 and PXIe-5644 VST)

$
0
0

Maybe this is a very simple question, but I have not been very clear about it.

I have a controller PXIe-8840 and a VST5644. Now I want to generate a waveform after triggering by VST, I connect the trig(8840) with the PFI0(5644) with a line. My idea is that the 8840 generates a high level through the trig interface to trigger the PFI0 interface of the VST.

I don't know if this is feasible and what should I do?

Thanks!


Multi-chassis synchronisation

$
0
0

I am trying to spec up a system with three or four PXI chassis, with a single RT controller connected together by MXI daisy-chains.  I'm aware that the MXI connection doesn't distribute the clocks and triggers.  

 

The system is a sort of HIL test, so there are various injection points and signals from the HIL that I need to read back.  What I'm trying to work out is what I need to do, if anything, about synchronisation.  My current options seems to be:

 

  • Try to synchronise everything up at the start of a test (tests are order of minutes) and then assume the clocks don't drift too much
  • Use synchronisation cards to sync across all the chassis - this looks preferable, if more expensive.

The problem is, I can't find much information on how this all hangs together in practice - what cables do I need to run around the test rig?  Is it a daisy-chain or a star from a master card?  Do I need equal length cables?  

 

I've found some very old descriptions with very old, unavailable cards (dating back to 2002) but wondered if there is more up-to-date guidance relevant for current kit?

NI PXI Resource Manager Service terminates unexpectedly

$
0
0

When I look at my system event viewer I have an error message that states "The NI PXI Resource Manager service terminated unexpectedly.  It has done this 1 time(s)". It appears that this never actually has run. Any thought on what might be causing this to terminate?

PXI-4462 error -223027

$
0
0

Hello,

 

I am having problems with a PXI-4462 which does not pass the self test and consistently returns Error -223027; Internal software error in DSA software.

 

What kind of faults cause this error messages? Any suggestions how to solve the problem?

 

I do not know the history of this card and it has been giving the same error from the first time I tried it.

 

The PXI-4462 card has been tested in different slots of a PXI rack from Tracewell Systems together with a PXI-8175 running Windows 2000, NIDAQ-mx V 7.5.0f2 and MAX 3.1.1.3004. Two PXI-6281 cards run fine in the same rack.

 

Deleting the card in the windows hardware manager and scanning for new hardware detects the card but self test still returns error -223027. Reset in MAX is not possible (since the card did not pass te self test?).

 

Any help would be most appreciated!

 

Jonas

"“current limit” " means "compliance" or "range"?

$
0
0

Hi, All,

  I am using the example vi from NI DCPower . it is called “ Hardware-timed voltage sweep”.  Basically it used one SMU to sweep a voltage range and monitor the current at the same time. On the front panel, there is an input parameter called “current limit” which confused me. In my past experience using Keithely systems to do a voltage sweep and measure the current, there are two parameters: current “Compliance” and current “Range”.  Compliance means the maximum current you would allow to flow through your device during the test in order to protect it.  Also your device may only see pA during the test, but you can set the compliance as 10A, which should not affect the measurement at all.  The other parameter “Range” is to tell the instrument what maximum current the system would expect to see. “Range” and “Reading resolution” are close related:  a bigger “range” value corresponds to a larger reading resolution. For example, if the current range is set at 1mA, then the reading resolution can be 1uA; if the range set as1uA, the reading resolution can be 1pA.  Now back to this specific vi, which parameter does the “current limit” correspond to, “Compliance” or “Range”? I also opened up the block diagram, there is a property node with “current limitrange auto” as input .  So the “current limit” at the front panel should mean “Compliance”?

 

Regards,

ted

PXIe detected on remote systems but does not show up in devices and interfaces. (MAX)

$
0
0

Here is my system setup:

Chassis: PXIe-1071

Controller: PXIe-8820 (with labview realtime 13.0.1)

DAQ: PXIe-6361

FPGA: PXIe-7962

 

I am connecting PXI to Laptop via ethernet connection. MAX can detect the controller 8820, yet in the device and interfaces section of MAX, nothing shows up. Here are some screen grabs.

1.JPG2.JPG3.JPG4.JPG

Viewing all 3439 articles
Browse latest View live


Latest Images

<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>